Electroglas
Provisional entry — research in progress
This page was generated automatically from cited public sources and hasn't completed the full research pass yet. Every specification shown carries its source; more detail is added as research completes.
A wafer prober holds a wafer on a movable chuck and aligns it with the test tooling using optical or pattern-recognition methods. The probe card carries an array of fine contacts that match the pad layout of the devices under test.
The chuck moves from die to die and brings the wafer into contact with the probe needles. A test head connected to the prober delivers electrical signals to the device, and the responses are measured to classify each die as passing or failing. The machine records the results for each die so that later processing steps can account for damaged or nonfunctional devices.
After probing, wafers move to back-end assembly operations such as dicing, die attach, and packaging. Electrical test results from probing help guide decisions about which die are suitable for assembly.
Wafer probers of this type are used in semiconductor manufacturing for wafer sort, die-level electrical testing, and yield management. The machines support process development and device characterization by collecting electrical data from each die on a wafer.
Applications include testing digital, analog, memory, and mixed-signal integrated circuits before packaging. Wafer-level probing also supports known-good-die qualification for multichip packaging and hybrid assembly.
Generated from public-source data on file. Enter your email to access — nothing is published; details are routed privately.
No research found yet — worked with this tool? Share what you know.
The prober uses an optical alignment system with cameras that identify fiducial marks on the wafer. The system then corrects for any translational, rotational, and height variations, and steps to each die site with precision, ensuring probe tips contact bond pads correctly.
Regular maintenance includes cleaning the chuck and probes to prevent contamination and oxidation, checking and adjusting probe tip planarity (flatness), realigning optical systems, and periodic calibration of step and alignment functions. Preventative maintenance schedules help maintain accuracy and minimize downtime.
The following facts about the 4090 Wafer are absent from this record as of this revision. First-hand knowledge or a citation closes a gap; every submission is reviewed before publication.
No publicly documented production dates or lifecycle milestones (introduction, end of production, EOL) for the 4090 Wafer are on record.
Answerable by: OEM historical records or a trade-press announcement
No publicly documented variants, configuration options, or revision breakpoints of the 4090 Wafer are on record.
Answerable by: an OEM product catalog or an engineer who ordered or specified the tool
The control-system platform and OS era of the 4090 Wafer are not on record.
Answerable by: an engineer who operated it or OEM installation records
No publicly documented failure modes or field errata for the 4090 Wafer are on record.
Answerable by: a field service engineer, process engineer, or maintenance technician
The process node or technology generation of the 4090 Wafer is not on record.
Answerable by: an OEM datasheet or a fab qualification report
No research found yet — worked with this tool? Share what you know.
Last updated Sep 27, 2026.